HPCToolkit
x86-intel-composer2013-mic.c
Go to the documentation of this file.
1
// -*-Mode: C++;-*- // technically C99
2
3
// * BeginRiceCopyright *****************************************************
4
//
5
// $HeadURL: https://outreach.scidac.gov/svn/hpctoolkit/trunk/src/tool/hpcrun/unwind/x86-family/manual-intervals/x86-intel11-f90main.c $
6
// $Id: x86-intel11-f90main.c 3680 2012-02-25 22:14:00Z krentel $
7
//
8
// --------------------------------------------------------------------------
9
// Part of HPCToolkit (hpctoolkit.org)
10
//
11
// Information about sources of support for research and development of
12
// HPCToolkit is at 'hpctoolkit.org' and in 'README.Acknowledgments'.
13
// --------------------------------------------------------------------------
14
//
15
// Copyright ((c)) 2002-2019, Rice University
16
// All rights reserved.
17
//
18
// Redistribution and use in source and binary forms, with or without
19
// modification, are permitted provided that the following conditions are
20
// met:
21
//
22
// * Redistributions of source code must retain the above copyright
23
// notice, this list of conditions and the following disclaimer.
24
//
25
// * Redistributions in binary form must reproduce the above copyright
26
// notice, this list of conditions and the following disclaimer in the
27
// documentation and/or other materials provided with the distribution.
28
//
29
// * Neither the name of Rice University (RICE) nor the names of its
30
// contributors may be used to endorse or promote products derived from
31
// this software without specific prior written permission.
32
//
33
// This software is provided by RICE and contributors "as is" and any
34
// express or implied warranties, including, but not limited to, the
35
// implied warranties of merchantability and fitness for a particular
36
// purpose are disclaimed. In no event shall RICE or contributors be
37
// liable for any direct, indirect, incidental, special, exemplary, or
38
// consequential damages (including, but not limited to, procurement of
39
// substitute goods or services; loss of use, data, or profits; or
40
// business interruption) however caused and on any theory of liability,
41
// whether in contract, strict liability, or tort (including negligence
42
// or otherwise) arising in any way out of the use of this software, even
43
// if advised of the possibility of such damage.
44
//
45
// ******************************************************* EndRiceCopyright *
46
47
#include <string.h>
48
#include "
x86-unwind-interval-fixup.h
"
49
#include "
x86-unwind-interval.h
"
50
51
static
char
intelmic_comp13_for_main_signature
[] = {
52
0x53,
// push %rbx
53
0x48, 0x89, 0xe3,
// mov %rsp,%rbx
54
0x48, 0x83, 0xe4, 0x80,
// and $0xffffffffffffff80,%rsp
55
0x48, 0x83, 0xec, 0x78,
// sub $0x78,%rsp
56
0x55,
// push %rbp
57
0x48, 0x8b, 0x6b, 0x08,
// mov 0x8(%rbx),%rbp
58
0x48, 0x89, 0x6c, 0x24, 0x08,
// mov %rbp,0x8(%rsp)
59
0x48, 0x89, 0xe5,
// mov %rsp,%rbp
60
};
61
62
63
static
char
intelmic_comp13_kmp_alloc_thread_signature
[] = {
64
0x53,
// push %rbx
65
0x48, 0x89, 0xe3,
// mov %rsp,%rbx
66
0x48, 0x83, 0xe4, 0xc0,
// and $0xffffffffffffffc0,%rsp
67
0x48, 0x83, 0xec, 0x38,
// sub $0x38,%rsp
68
0x55,
// push %rbp
69
0x48, 0x8b, 0x6b, 0x08,
// mov 0x8(%rbx),%rbp
70
0x48, 0x89, 0x6c, 0x24, 0x08,
// mov %rbp,0x8(%rsp)
71
0x48, 0x89, 0xe5,
// mov %rsp,%rbp
72
};
73
74
75
int
76
x86_adjust_intelmic_intervals
(
char
*ins,
int
len,
btuwi_status_t
*stat)
77
{
78
// NOTE: the two signatures above are the same length. The next three lines of code below depend upon that.
79
int
siglen =
sizeof
(
intelmic_comp13_for_main_signature
);
80
if
(len > siglen && ((strncmp((
char
*)
intelmic_comp13_for_main_signature
, ins, siglen) == 0) ||
81
(strncmp((
char
*)
intelmic_comp13_kmp_alloc_thread_signature
, ins, siglen) == 0))) {
82
// signature matched
83
unwind_interval
*ui = stat->
first
;
84
85
// this won't fix all of the intervals, but it will fix the one we care about.
86
while
(ui) {
87
x86recipe_t
*xr =
UWI_RECIPE
(ui);
88
if
(xr->
ra_status
==
RA_STD_FRAME
){
89
xr->
reg
.
bp_ra_pos
= 8;
90
xr->
reg
.
bp_bp_pos
= 0;
91
}
92
ui =
UWI_NEXT
(ui);
93
}
94
return
1;
95
}
96
return
0;
97
}
btuwi_status_s::first
bitree_uwi_t * first
Definition:
binarytree_uwi.h:62
x86-unwind-interval.h
btuwi_status_s
Definition:
binarytree_uwi.h:60
UWI_RECIPE
#define UWI_RECIPE(btuwi)
Definition:
ppc64-unwind-interval.h:91
x86recipe_s::ra_status
ra_loc ra_status
Definition:
x86-unwind-interval.h:111
x86recipe_s::reg
x86registers_t reg
Definition:
x86-unwind-interval.h:112
RA_STD_FRAME
Definition:
x86-unwind-interval.h:93
intelmic_comp13_kmp_alloc_thread_signature
static char intelmic_comp13_kmp_alloc_thread_signature[]
Definition:
x86-intel-composer2013-mic.c:63
x86-unwind-interval-fixup.h
x86_adjust_intelmic_intervals
int x86_adjust_intelmic_intervals(char *ins, int len, btuwi_status_t *stat)
Definition:
x86-intel-composer2013-mic.c:76
x86registers_s::bp_ra_pos
int bp_ra_pos
Definition:
x86-unwind-interval.h:106
intelmic_comp13_for_main_signature
static char intelmic_comp13_for_main_signature[]
Definition:
x86-intel-composer2013-mic.c:51
x86recipe_s
Definition:
x86-unwind-interval.h:110
UWI_NEXT
#define UWI_NEXT(btuwi)
Definition:
binarytree_uwi.h:42
x86registers_s::bp_bp_pos
int bp_bp_pos
Definition:
x86-unwind-interval.h:107
unwind_interval
bitree_uwi_t unwind_interval
Definition:
ppc64-unwind-interval.h:94
src
tool
hpcrun
unwind
x86-family
manual-intervals
x86-intel-composer2013-mic.c
Generated by
1.8.13